





# AMT-3: Pair mode issue & New Simulation Results

24 Feb 2004@CERN  
Yasuo Arai (KEK)  
[yasuo.arai@kek.jp](mailto:yasuo.arai@kek.jp)  
<http://atlas.kek.jp/tdc/>

- Introduction
- Short Pulse effects in Pair mode
- Simulation at New Conditions
- Summary




# ATLAS MDT Front-end Electronics




# Short Pulse Effects in Pair (Leading + Width) Mode

A phenomenon is found in that most of hits are lost for some period in pair mode. This is explained by a very short pulse from the ASD.




Then ...



Leading edge time and Trailing edge time are swapped. Then pair data has wrong leading edge time. Thus it becomes outside of matching window.

# Furthermore ...



Ex.)


Ch 3	10:31'40
Ch 5	10:31'42
Ch 7	9:27'14
Ch 9	10:31'45
Ch 13	10:31'46
	•
	•
	•

This is actually early data but regarded as late data since large difference of time, so following data of other channels are also regarded as late data.

**Swapped Ch data also blocks normal Ch data!**

**Therefore all ch in a mezzanine card are affected.**

and may also cause ...



Unstable load of Coarse/Fine Time --> coarse counter parity error.

## Summary for short pulse input

- A short pulse input of less than 2 ns width can not set 1st flip-flop, but generate a short output pulse. Thus only a leading edge is stored in pair mode.
- Then leading and trailing edge are mistaken afterward. This mistake will last until next short pulse.
- Due to the data driven architecture of the AMT, the mistaken data may also block other normal channel data.
- The short pulse also cause unstable latch of the coarse and fine time (coarse counter parity error).
- The same phenomena can be happen also in edge mode, but it is only temporally.
- The effects can be minimized by re-designing pair matching logic, but it is difficult to eliminate such short pulse effects perfectly in digital LSI.



## Data Flow Simulation of AMT

Data flow simulation have been done by using AMT-3 Verilog codes.  
Assumed conditions are follows;

- Trigger rate : 100kHz
- Hit Rate :  $\sim 300\text{kHz} \times 24\text{ch}$
- Trigger latency :  $2.5 \mu\text{s}$
- Drift time :  $0 \sim 800 \text{ ns}$
- Pulse width :  $10 \sim 200 \text{ ns}$
- Dead time :  $800 \text{ ns}$
- Mode : **Pair (Leading edge + Width)** or **Leading & Trailing Edge**  
(Pair mode and Leading edge only mode are almost same)
- Matching window = **1000 ns (@Pair)** or **1200 ns (@Edge)**
- Header, Mask, and Trailer words are read out
- Serial readout : 40Mbps (80Mbps)
- Buffer control :





# Average Data Size




Hit Rate	Mode	No. of Hits	No. of Mask Word	Total No. of Words (incl. head and trailer)
300 kHz	Pair	5.93	0.98	8.91
300 kHz	Edge	14.2 <span style="color:red">↘ x2.4</span>	0.99	17.1 <span style="color:red">↘ x1.9</span>

## L1 Buffer Occupancy



## Readout FIFO Occupancy

## Event Delay




## Summary

Hit Rate	Mode	Serial Speed	Data Loss	Max. Event Delay
300 kHz	Pair(Leading+Width)	40 Mbps	0.36%	95 $\mu$ sec
300 kHz	Edge(Leading & Trailing)	40 Mbps	41.9%	87 $\mu$ sec
150 kHz	Edge(Leading & Trailing)	40 Mbps	6.4%	98 $\mu$ sec
100 kHz	Edge(Leading & Trailing)	40 Mbps	0.19%	108 $\mu$ sec
300 kHz	Edge(Leading & Trailing)	80 Mbps	2.3%	53 $\mu$ sec


## Summary of Simulation

- Data loss is around 0.4% in Pair mode and Leading edge only mode at 300 kHz.
- Hit data size in Edge mode becomes 2.4 times larger than that in the Pair mode due to different matching window size.
- In Leading and Trailing edge mode, maximum hit rate should be less than 150 kHz to keep data loss in reasonable level.
- By increasing the serial readout speed to 80Mbps, maximum hit rate resumes near 300 kHz.
- Event delay is reduced to half in 80Mbps serial readout.
- Dropping mask word will reduce data size by 6% at 300 kHz hit rate.
- Reducing dead time to 300ns will increase data size by 14% at 300kHz hit rate.

End




Block Diagram of the AMT



Emulated short pulse(ch0).  
(leading and trailing edges are swapped, and has 82usec pulse width.)


Input signals

 (actual ch0 signal)





Output when the short pulse does not exist.



ch9 ~ ch16 data are selected and read out.


Output when the short pulse exists



ch9 and ch10 data are selected but ch11 ~ ch16 data are dropped since ch0 data stop processing of trigger matching circuit.

Thus we can reproduce the phenomena of mezzanine card dropout by a short pulse.

## 300ns Dead Time



15% (300kHz × 500ns) larger data size.